Globally Asynchronous Locally Synchronous (GALS) Microprogrammed Parallel FIR Filter
نویسندگان
چکیده
In thispaper, we propose the design of globallyasynchronouslocallysynchronous (GALS) microprogrammedparallelfinite impulse response (FIR) filterusingpipelined GALS Baugh Wooley Multiplier. The primary objective is to demonstratelow power implementation of microprogrammedparallel GALS FIR filter for digital signal processing applications. Fullysynchronousmicroprogrammedparallel FIR filter and GALS microprogrammed FIR filter are implementedusingsame FPGA and almostsamelogiccells for fairbenchmarking. The four tapsynchronous and GALS microprogrammedparallel FIR filteriscoded in VHDL and implemented in vertex 5 FPGA device. GALS microprogrammedparallel FIR filteris more power efficient as compared to synchronousfilter.
منابع مشابه
A Design Path for Design of GALS Based Communication Systems
The GALS (Globally Asynchronous Locally Synchronous) approach is highly suitable for implementation of communication systems. In this paper we describe an efficient design flow for GALS design based on commercial tools. As design example we have selected a digital FIR filter. It is a nontrivial task to develop an efficient design flow for GALS based systems because of the asynchronous parts. Bo...
متن کاملScheduling globally asynchronous locally synchronous systems for guaranteed response times
This paper analyzes and schedules Globally Asynchronous Locally Synchronous (GALS) programs to bound response times to input events. The proposed approach is applicable to scheduling of GALS programs for different target architectures with single or multiple processors or cores. A Satisfiability Modulo Theoretical (SMT) formulation in the quantifier free linear real arithmetic (QF LRA) logic is...
متن کاملGlobally Asynchronous Locally Synchronous FPGA Architectures
Globally Asynchronous Locally Synchronous (GALS) Systems have provoked renewed interest over recent years as they have the potential to combine the benefits of asynchronous and synchronous design paradigms. It has been applied to ASICs, but not yet applied to FPGAs. In this paper we propose applying GALS techniques to FPGAs in order to overcome the limitation on timing imposed by slow routing.
متن کاملAsynchronous Behavior Related Retiming in Gated-Clock GALS Systems
Although retiming is a well known method to optimize various characteristics of synchronous circuits, this method has rarely been applied to the synchronous blocks of a Globally Asynchronous Locally Synchronous (GALS) system. In this paper, communication protocols of gated-clock based wrappers have been analyzed for applying retiming algorithm to improve performance. Through the introduction of...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2016